Periodic Jitter Injection with Direct Time Synthesis by SPPTM ATE for SerDes Jitter Tolerance Test in Production
نویسنده
چکیده
Controlled amount of jitter injection into high speed serial bit stream is required for SerDes jitter tolerance test. While jitter injection by Direct Time Synthesis can be a much more cost effective method than a combination of several instruments, it is not widely used yet. Considering its high potential in high volume production test cost reduction, we have studied the basics of the jitter injection flexibility and accuracy of our test system, and the high end ATE seems to be acceptably accurate for high volume production test of multi-gigabit Ser-Des. The results of our studies provide a foundation for further exploitation of jitter injection using Direct Time Synthesis method.
منابع مشابه
Multi-GHz interface devices should be tested using external test resources
Problem Statement. Everyone will agree that a key issue in the design of multi-GHz interface devices is jitter performance. To characterize jitter performance, do you measure timing jitter or period jitter of the device? Should the Bit Error Rate performance of the device also be tested? Is there any way to shorten the overall test time? And as always, is there a way to reduce the test cost? Fu...
متن کاملModeling of Jitter Characteristics for the Second Order Bang-Bang CDR
Bang-Bang clock and data recovery (BBCDR) circuits are hard nonlinear systems due to the nonlinearity introduced by the binary phase detector (BPD). The specification of the CDR frequency response is determined by jitter tolerance and jitter transfer. In this paper, jitter transfer and jitter tolerance of the second-order BBCDR are characterized by formulating the time domain waveforms. As a re...
متن کاملJitter Test in Production for High Speed Serial Links
1. The new definitions of jitter In the last few years, more and more serial link standards adopted the concept of separating jitter into deterministic jitter (DJ), periodic jitter (PJ) and random jitter (RJ). The old concept of histogram based peak-to-peak jitter has been replaced by the concept of total jitter (TJ), which is associated with a certain bit-error-rate for the serial link (typica...
متن کاملWhy use ETSerdesTM to Test High-Speed Serial I/Os?
Serializer/deserializer (SerDes) transceivers are an increasingly popular way to reduce IC pin-count, power, electromagnetic interference, and wiring between ICs. Mainstream serial data rates are around 2.5 Gbps, with PCI-Express being the most common standard, but 5 to 10 Gbps SerDes I/Os are in many new designs. The total number of such transceivers shipped (there may be many per IC) is expec...
متن کاملOpen Architecture ATE and 250 Consecutive UIs
Problem Statement. A very different way is needed to perform jitter testing of multi-Gbps physical layer ICs on a highvolume production line [1]. To perform high-volume production testing, several issues must be addressed. First, what measurements are required to characterize jitter in multi-Gbps physical layer ICs? Should the BER performance of the IC be tested or not? Secondly, as shown in Fi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003